

TMS320C5515 Evaluation Module (EVM)

*Technical
Reference*

**TMS320C5515 Evaluation
Module (EVM)
Technical Reference**

**512705-0001 Rev. A
February 2010**

**SPECTRUM DIGITAL, INC.
12502 Exchange Drive, Suite 440 Stafford, TX. 77477
Tel: 281.494.4505 Fax: 281.494.5310
sales@spectrumdigital.com www.spectrumdigital.com**

IMPORTANT NOTICE

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify that the data being relied on is current before placing orders.

Spectrum Digital, Inc. warrants performance of its products and related software to current specifications in accordance with Spectrum Digital's standard warranty. Testing and other quality control techniques are utilized to the extent deemed necessary to support this warranty.

Please be aware that the products described herein are not intended for use in life-support appliances, devices, or systems. Spectrum Digital does not warrant nor is Spectrum Digital liable for the product described herein to be used in other than a development environment.

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does Spectrum Digital warrant or represent any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any combination, machine, or process in which such Digital Signal Processing development products or services might be or are used.

WARNING

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures necessary to correct this interference.

WARNING

To minimize risk of electric shock hazard, use only the following power supply for the EVM module with Medical Development Applications: SL Power AULT Model MW173KB0503F01.

Contents

1	Introduction to the TMS320C5515 Evaluation Module	1-1
	<i>Provides you with a description of the TMS320C5515 EVM, key features, and block diagram.</i>	
1.1	Key Features	1-2
1.2	Development Tools	1-3
1.3	Power Supply	1-3
1.4	C5515 GPIO Terminal Functions	1-4
1.5	C5515 EVM Memory Map	1-7
1.6	C5515 I ² C Addressing	1-8
2	Operation and Physical Specifications	2-1
	<i>Describes the operation and physical layout of the TMS320C5515 EVM and its connectors.</i>	
2.1	Board Layout	2-3
2.2	Connector Index	2-5
2.2.1	J1, RS-232 Connector	2-6
2.2.2	J2, Embedded USB Emulation Connector	2-7
2.2.3	J3, I ² C Probe	2-7
2.2.4	J4, Headphone Connector	2-8
2.2.5	J5, HDR4 Connector	2-8
2.2.6	J6, I ² C Probe Headers	2-9
2.2.7	J7, Stereo Out Connector	2-9
2.2.8	J8, External JTAG Header	2-10
2.2.9	J9, Stereo In 1 Connector	2-10
2.2.10	J10, Daughter Card Interface	2-11
2.2.11	J11, USB Type B Connector	2-11
2.2.12	J12, Stereo In 2 Connector	2-12
2.2.13	J13, Daughter Card Interface	2-12
2.2.14	J14, Daughter Card Interface	2-13
2.2.15	J15, MMC/SD Connector	2-14
2.2.16	J16, +5 Volt In Connector	2-15
2.2.17	J17, Embedded Emulation Interface	2-15
2.2.18	J18, Battery Holder	2-15
2.2.19	J19, Display Interface	2-16
2.2.20	M1, Left Microphone	2-16
2.2.21	M2, Right Microphone	2-16
2.2.22	Blue Tooth Board Interface	2-17
2.2.22.1	P1, Blue Tooth Board Interface Connector	2-17
2.2.22.2	P2, Blue Tooth Board Interface Connector	2-18
2.3	System LEDs	2-18

2.4	C5515 EVM Switches	2-19
2.4.1	SW1, RESET Switch	2-19
2.4.2	SW2, WAKEUP Switch	2-19
2.4.3	SW4, LDO Option DIP Switches	2-20
2.4.4	SW5, On/Off Switch	2-20
2.4.5	SW6-SW15, Function Switches	2-21
2.5	Jumpers	2-22
2.5.1	C5515 EVM Option Jumpers	2-23
2.5.1.1	JP2, nRESET Source Select	2-25
2.5.1.2	JP3, UART_EN Select	2-25
2.5.1.3	JP5, WAKEUP Source Select	2-26
2.5.1.4	JP6, LDO_EN Source Select	2-26
2.5.1.5	JP9, CLK_SEL Source Select	2-27
2.5.1.6	JP12, MIC_BIAS Source Select	2-27
2.5.1.7	JP39, VIN Select	2-28
2.5.2	C5515 EVM Power Domain Probe Points	2-29
2.6	Test Points	2-31
A	Schematics	A-1
	<i>Contains the schematics for the TMS320C5515 EVM</i>	
B	Mechanical Information	B-1
	<i>Contains the mechanical information about the TMS320C5515 EVM</i>	

About This Manual

This document describes the board level operations of the TMS320C5515 Evaluation Module (EVM). The EVM is based on the Texas Instruments TMS320C5515 Digital Signal Processor.

The TMS320C5515 EVM is a table top card to allow engineers and software developers to evaluate certain characteristics of the TMS320C5515 DSP to determine if the processor meets the designers application requirements. Evaluators can create software to execute on board or expand the system in a variety of ways.

The TMS320C5515 EVM can be used to develop TMS320C5504 applications since the TMS320C5504 processor is a subset of the TMS320C5515.

Notational Conventions

This document uses the following conventions.

The TMS320C5515 will sometimes be referred to as the C55XX.

The TMS320C5515 EVM will sometimes be referred to as the EVM.

Program listings, program examples, and interactive displays are shown in a special italic typeface. Here is a sample program listing.

```
equations  
!rd = !strobe&rw;
```

Information About Cautions

This book may contain cautions.

This is an example of a caution statement.

A caution statement describes a situation that could potentially damage your software, or hardware, or other equipment. The information in a caution is provided for your protection. Please read each caution carefully.

Related Documents

Texas Instruments TMS320C55XX DSP CPU Reference Guide
Texas Instruments TMS320C55XX DSP Peripherals Reference Guide

Table 1: Hardware History

Revision	History
A	Prototype Release
B	Production Release

Table 2: Manual History

Revision	History
A	Production Release

Chapter 1

Introduction to the TMS320C5515 EVM

Chapter One provides a description of the TMS320C5515 EVM along with the key features and a block diagram of the circuit board.

Topic	Page
1.1 Key Features	1-2
1.2 Development Tools	1-3
1.3 Power Supply	1-3
1.4 C5515 GPIO Terminal Functions	1-4
1.5 C5515 EVM Memory Map	1-7
1.6 C5515 I ² C Addressing	1-8

1.1 Key Features

The C5515 EVM is a standalone development platform that enables users to evaluate and develop applications for the TI TMS320C5515 Digital Signal Processor (DSP). The EVM also serves as a hardware reference design for the TMS320C5515 DSP. Schematics, logic equations and application notes are available to ease hardware development and reduce time to market.




Figure 1-1, TMS320C5515 EVM

The EVM comes with a full complement of on-board devices that suit a wide variety of application environments. Key features include:

- A Texas Instruments TMS320C5515 DSP operating up to 100 Mhz.
- 128 Mbytes of Mobile SDRAM
- 16 Megabytes of NOR Flash
- 64 Megabytes of NAND Flash
- 128 x 128 bit mapped color LCD display

- TPS65023 Power Management IC for individual C5515 power rail control
- TLV320AIC3204 stereo codec with line in, line out, headphone, mic in, on board microphones
- MMC / SD Media Card Connector
- User USB 2.0 port via C5515
- I²C EEPROM (256Kbits) and SPI EEPROM (256Kbits)
- Expansion connectors for Blue Tooth interface
- RS-232 Interface
- External JTAG emulation interface
- Embedded JTAG controller
- 10 User push button switches
- INA219 power measurement devices
- Optional battery power

1.2 Development Tools

The EVM is designed to work with TI's Code Composer Studio (CCS) Integrated Development Environment (IDE). Code Composer Studio communicates with the EVM board through the external emulator header, or on board emulation. An EVM specific version of Code Composer Studio ships with the EVM.

1.3 Power Supply

The EVM operates from a +5V external power supply or battery.

WARNING

To minimize risk of electric shock hazard, use only the following power supply for the EVM module with Medical Development Applications: SL Power AULT Model MW173KB0503F01.

1.4 C5515 GPIO Terminal Functions

The C5515 has multiple GIO signals that can be used for system level tasks. The GIO signals are connected to various connectors on the EVM. Refer to the discussion of the connectors later in this document for details. The next table describes how the GIO lines are used on the EVM.

Table 1: C5515 GPIO Terminal Functions

C5515 Pin #	C5515 Default Multiplexed Function	GPIO Pin	Routed To
M8	XF	XF	LED D2, TP4
L10	MMC0_CLK	GP[0]	MMC0_CLK = SH16, J15-5, MMC/SD connector GP[0] = SH18, ADS_GPIO0, J13-12
M11	MMC0_CMD	GP[1]	MMC0_CMD = SH16, J15-2, MMC/SD connector GP[1] = SH18, ADS_GPIO1, J13-8
L9	MMC0_DATA0	GP[2]	MMC0_DATA0 = SH16, J15-7, MMC/SD connector GP[2] = SH18, ADS_GPIO2, J13-22
M10	MMC0_DATA1	GP[3]	MMC0_DATA1 = SH16, J15-8, MMC/SD connector GP[3] = SH18, ADS_GPIO3, J13-21
L12	MMC0_DATA2	GP[4]	MMC0_DATA2 = SH16, J15-9, MMC/SD connector GP[4] = SH5, GPIO4, P1-10 GP[4] = SH18, ADS_GPIO4, J13-1
L11	MMC0_DATA3	GP[5]	MMC0_DATA3 = SH16, J15-1, MMC/SD connector GP[5] = SH5, GPIO, P1-12 GP[5] = SH18, ADS_GPIO5, TP14
M13	MMC1_CLK	GP[6]	MMC1_CLK, SH5, P1-15, Blue Tooth Board Interface GP[6] = SH18, I2S1_CLK, J13-5 GP[6] = SH5, I2S1_CLK_CC, P2-17 GP[6] = SH16, MMC0_WP, J15-WP, TP19
L14	MMC1_CMD	GP[7]	MMC1_CMD = SH5, P1-17, Blue Tooth Board Interface GP[7] = I2S1_FS, SH18, J13-9 GP[7] = I2S1_FS_CC, SH5, P2-11 GP[7] = MMC0_INS, SH16, J15-Card Detect, TP22
M14	MMC1_DATA0	GP[8]	MMC1_DATA0 = SH5, P1-2, Blue Tooth Board Interface GP[8] = I2S1_DX, SH18, J13-19 GP[8] = I2S1_DX_CC, SH5, P2-8
M12	MMC1_DATA1	GP[9]	MMC1_DATA1 = SH18, P1-4, Blue Tooth Board Interface GP[9] = I2S1_RX, SH18, J13-14 GP[9] = I2S1_RX_CC, SH5, P2-10
K14	MMC1_DATA2	GP[10]	MMC1_DATA2, SH5, P1-6, Blue Tooth Board Interface GP[10] = AIC_RST, SH19, U12-31 GP[10] = ADS_GPIO10, SH18, J13-6
L13	MMC1_DATA3	GP[11]	MMC1_DATA3 = SH5, P1-8, Blue Tooth Board Interface GP[11] = GPIO, SH18, J13-11 GP[11] = GPIO11_LCD_PWR, SH20, J19-??
P6	LCD_DATA0	SPI_RX	LCD_DATA0 = SH20, J19-14 Input LCD_DATA0 = SPI_ALT_RX, SH5, P1-20
N6	LCD_DATA1	SPI_TX	LCD_DATA1 = SH20, J19-13 LCD_DATA1 = SPI_ALT_D, SH5, P1-18
P7	LCD_DATA2	GP[12]	LCD_DATA2 = SH20, J19-12 LCD_DATA2 = GPIO12, SH5, P2-13
N7	LCD_DATA3	GP[13]	LCD_DATA3 = SH20, J19-11 LCD_DATA3 = GPIO13, SH5, P2-20
N8	LCD_DATA4	GP[14]	LCD_DATA4 = SH20, J19-10 LCD_DATA4 = GPIO14_CC, SH5, P2-15
P9	LCD_DATA5	GP[15]	LCD_DATA5 = SH20, J19-9
N9	LCD_DATA6	GP[16]	LCD_DATA6 = SH20, J19-8
P10	LCD_DATA7	GP[17]	LCD_DATA7 = SH20, J19-7
N10	LCD_DATA8	GP[18]	LCD_DATA8 = I2S2_CLK, SH19, U12-2 LCD_DATA8 = SPI_CLK, SH17, U9-6 LCD_DATA8 = SPI_CLK, SH18, J13-3 LCD_DATA8 = I2S2_CLK, SH19, U12-2

Table 1: C5515 GPIO Terminal Functions

C5515 Pin #	C5515 Default Multiplexed Function	GPIO Pin	Routed To
P11	LCD_DATA9	GP[19]	LCD_DATA9 = I2S2_FS, SH19, U12-3 LCD_DATA9 = SPI_CS0, SH17, U9-1 LCD_DATA9 = SPI_CS0, SH18, J13-7 LCD_DATA9 = I2S2_FS, SH19, U12-3
N11	LCD_DATA10	GP[20]	LCD_DATA10 = I2S2_RX, SG 19, U12-5 LCD_DATA10 = SPI_RX, SH17, U9-2 LCD_DATA10 = SPI_RX, SH18, J13-13 LCD_DATA10 = I2S2_RX, SH19, U12-5
P12	LCD_DATA11	GP[27]	LCD_DATA11 = I2S2_DX, SH19, U12-4 LCD_DATA11 = SPI_DX, SH17, U9-5 LCD_DATA11 = SPI_DX, SH18, J13-11 LCD_DATA11 = I2S2_DX, SH19, U12-4
N12	LCD_DATA12	GP[28]	LCD_DATA12 = UART_RTS, SH5, P1-3 LCD_DATA12 = UART_RTX, SH17, U5-12
P13	LCD_DATA13	GP[29]	LCD_DATA13 = UART_CTS, SH5, P2-18 LCD_DATA12 = UART_CTS, SH 17, U5-10
N13	LCD_DATA14	GP[30]	LCD_DATA14 = UART_RX, SH5, P1-7 LCD_DATA14 = UART_RX, SH17, U5-15
P14	LCD_DATA15	GP[31]	LCD_DATA15 = UART_TX, SH5, P1-9 LCD_DATA15 = UART_TX, SH17, U5-13
N3	LCD_EN_RDB	SPIO_CLK	LCD_EN_RDB = LCD_RE, SH20, J19-15 LCD_EN_RDB = LCD_RE = SPI_ALT_CLK, SH5, P1-16
P4	LCD_CS0_E0	SPI_CS0	LCD_CS0_E0 = LCD_BIAS_OE, SH20, J19-19
N4	LCD_CS1_E1	SPI_CS1	LCD_CS1_E1 = LCD_MCLK = SPI_ALT_CS1, SH5, P1-14
P5	LCD_RW_WRB	SPI_CS2	LCD_RW_WRB = LCD_nWE, SH20, J19-16
N5	LCD_RS	SPI_CS3	LCD_RS = LCD_ALE, SH20, J19-20

1.5 C5515 EVM Memory Map

The C5515 EVM supports on chip DARAM, off chip SDRAM, off chip NOR flash, and off chip NAND Flash. The addressing for each of these memory blocks is shown in the figure below.

CPU Byte Address	MEMORY BLOCKS	
000000h	(MMR Reserved)	
0000C0h	Internal DARAM	
010000h	Internal DARAM	
050000h	Mobile SDRAM External-CS0 Space	
800000h	NOR Flash External-CS2 Space	
C00000h	Not Used External-CS3 Space	
E00000h	NAND Flash External-CS4 Space	
F00000h	Not Used External-CS5 Space	
FE0000h	ROM (if MPNMC=0)	External-CS5 Space (if MPNMC=1)
FFFFFFh		

Figure 1-2, EVM C5515 Memory Map

1.6 C5515 I²C Addressing

The C5515 EVM has multiple I²C devices for different purposes. The table below shows the addresses of these devices on the I2C bus.

Table 2: C5515 GIO Schedule

EVM I²C Device	I²C Address	Function
TLV320AIC3204	0x18	Audio CODEC
INA219	0x40	CPU core power measurement, VDDC, U3
INA219	0x42	CPU DVDD EMIF power measurement, DC_VDD_IO2 U7
INA219	0x43	CPU USB LDO power measurement, USB_VDD_IN, U21
INA219	0x44	CPU DVDD IO power measurement, DC_VDD_IO1, U20
INA219	0x45	CPU 3V3 power measurement, 3.3V, U27
INA219	0x46	CPU 1V8 power measurement, 1.8V, U23
INA219	0x47	CPU 5V0 power measurement, 5V, U24
TPS62023	0x48	PMIC - Not Used
CAT24WC256X	0x50	I ² C Interface EEPROM

Chapter 2

Physical Description

This chapter describes the physical layout of the TMS320C5515 EVM and its connectors.

Topic	Page
2.1 Board Layout	2-3
2.2 Connector Index	2-5
2.2.1 J1, RS-232 Connector	2-6
2.2.2 J2, Embedded USB Emulation Connector	2-7
2.2.3 J3, I ² C Probe	2-7
2.2.4 J4, Headphone Connector	2-8
2.2.5 J5, HDR4 Connector	2-8
2.2.6 J6, I ² C Probe	2-9
2.2.7 J7, Stereo Out Connector	2-9
2.2.8 J8, External JTAG Header	2-10
2.2.9 J9, Stereo In 1 Connector	2-10
2.2.10 J10, Daughter Card Interface	2-11
2.2.11 J11, USB Type B Connector	2-11
2.2.12 J12, Stereo In 2 Connector	2-12
2.2.13 J13, Daughter Card Interface	2-12
2.2.14 J14, Daughter Card Interface	2-13
2.2.15 J15, MMC/SD Connector	2-14
2.2.16 J16, +5 Volt In Connector	2-15
2.2.17 J18, Battery Holder	2-15
2.2.18 J19, Display Interface	2-16
2.2.19 M1, Left Microphone	2-16
2.2.20 M2, Right Microphone	2-16
2.2.21 Blue Tooth Board Interface	2-17
2.2.21.1 P1, Blue Tooth Board Interface Connector	2-17
2.2.21.2 P2, Blue Tooth Board Interface Connector	2-18

Topic	Page
2.3 System LEDs	2-18
2.4 C5515 EVM Switches	2-19
2.4.1 SW1, RESET Switch	2-19
2.4.2 SW2, WAKEUP Switch	2-19
2.4.3 SW4, LDO Option DIP Switches	2-20
2.4.4 SW5, On/Off Switch	2-20
2.4.5 SW6-SW15, Function Switches	2-21
2.5 Jumpers	2-22
2.5.1 C5515 EVM Option Jumpers	2-23
2.5.1.1 JP2, nRESET Source Select	2-25
2.5.1.2 JP3, UART_EN Select	2-25
2.5.1.3 JP5, WAKEUP Source Select	2-26
2.5.1.4 JP6, LDO_EN Source Select	2-26
2.5.1.5 JP9, CLK_SEL Source Select	2-27
2.5.1.6 JP12, MIC_BIAS Source Select	2-27
2.5.1.7 JP39, VIN Source Select	2-28
2.5.2 C5515 EVM Power Domain Probe Points	2-29
2.6 Test Points	2-31

2.1 Board Layout

The C5515 EVM is a 6.35 x 5.75 inch (161 x 146 mm.) ten (10) layer board which is powered by an external +5 volt only power supply. Figure 2-1 shows the layout of the top side of the C5515 EVM.




Figure 2-2 shows the layout of the bottom side of the C5515 EVM.




Figure 2-2, TMS320C5515 EVM (Bottom)

2.2 Connector Index

The TMS320C5515 EVM has twenty-three (23) connectors which provide the user access to the various signals on the EVM.

Table 1: New TMS320C5515 EVM Connectors

Connector/ Schematic Page	# Pins	Function	Board Side
J1 / 17	9	RS-232	Top
J2 / 25	5	Embedded USB Emulation Port	Top
J3 / 15	3	I ² C Probe	Top
J4 / 19	2	Headphones Out	Top
J5 / 19	4	HDR4 Connector	Top
J6 / 2	3	I ² C Probe Headers	Top
J7 / 19	2	Stereo Out	Top
J8 / 4	14	JTAG Header	Top
J9 / 19	2	Stereo In 1	Top
J10 / 18	10	Daughter Card Interface	Top
J11 / 3	4	USB Type B Connector	Top
J12 / 19	2	Stereo In 2	Top
J13 / 18	22	Daughter Card Interface	Top
J14 / 18	20	Daughter Card Interface	Top
J15 / 16	18	MMC/SD Card	Top
J16 / 13	2	+5 Volt In	Top
J17 / 23	10	Factory use only	Bottom
J18 / 13	2	Battery Holder	Bottom
J19 / 20	30	Display Interface	Bottom
M1 / 19	2	Left Microphone	Top
M2 / 19	2	Right Microphone	Top
P1 / 5	20	Blue Tooth Board Interface	Top
P2 / 5	20	blue tooth Board Interface	Top

2.2.1 J1, RS-232 Connector

The C5515 EVM has an RS-232 connector, J1, which brings out the transmit and receive of the processor. This EVM uses the MAX3222 RS-232 line driver. The pin positions for the J1 connector as viewed from the edge of the printed circuit board are shown below.




Figure 2-3, J1, DB9 Male Connector

The pin numbers and their corresponding signals are shown in the table below. This corresponds to a DB-9 connector interface used on personal computers.

Table 2: J1, RS-232 UART Pinout

Pin #	Signal Name
1	No Connect
2	RXD
3	TXD
4	No Connect
5	No Connect
6	No Connect
7	RTS
8	CTS
9	GND
10	GND_SHIELD
11	GND_SHIELD

2.2.2 J2, Embedded USB Emulation Connector

Connector J2 provides a Mini-B Universal Serial Bus (USB) Interface to the embedded JTAG emulation logic on the EVM. This allows for code development and debug without the use of an external emulator. This USB connector is for embedded emulation support only.

2.2.3 J3, I²C Probe Headers

Connector J3 brings out the I²C signals from the C5515 processor. The signals are shown in the table below.

Table 3: J3, I²C Probe Headers

Pin #	Signal Name
1	I2C_SDA
2	I2C_SCL
3	GND

Shown below is a top view of the J3 connector.





Figure 2-4, Top View of the J3 Connector

2.2.4 J4, Headphone Connector

Connector J4 is a headphone/speaker jack. It can drive standard headphones or a high impedance speaker directly. These outputs connect to HEADPHONE_LOUT and HEADPHONE_ROUT of the TLV320AIC3204. The standard 3.5 mm jack is shown in the figure below.




2.2.5 J5, HDR4 Connector

The HDR4 connector brings out 4 signals from the TLV320AIC3204. These signals are shown in the table below.

Table 4: J5, HDR4 Connector

Pin #	Signal Name
1	AIC_SCLK
2	AIC_MISO
3	AIC_SPI_SEL
4	AIC_MOSI

Shown below is a top view of the J5 connector.




2.2.6 J6, I²C Probe

Connector J6 brings out the I²C signals from the C5515 processor. The signals are shown in the table below.

Table 5: J6, I²C Probe Headers


Pin #	Signal Name
1	I2C_SDA
2	I2C_SCL
3	GND

Shown below is a top view of the J6 connector.



2.2.7 J7, Stereo Out Connector

The audio line out, J7, is a stereo output. These outputs connect to AIC3254_LOUT and AIC3254_ROUT of the TLV320AIC3204. The output connector is a 3.5 mm stereo jack. The signals on the mating plug are shown in the figure below.



2.2.8 J8, External JTAG Header


The TMS320C5515 EVM is supplied with a 14 pin header interface, J8. This is the standard interface used by JTAG emulators to interface to Texas Instruments processors. The pinout for the connector is shown in the figure below.

TMS	1	2	TRST-	Header Dimensions Pin-to-Pin spacing, 0.100 in. (X,Y)
TDI	3	4	GND	
Vcc	5	6	no pin (key)	Pin width, 0.025-in. square post
TDO	7	8	GND *	Pin length, 0.235-in. nominal
RTCK	9	10	GND	
TCK	11	12	GND	* Embed/External EMU Select
EMU0	13	14	EMU1	

Figure 2-9, JTAG INTERFACE

2.2.9 J9, Stereo In 1 Connector

The J9 connector in is a stereo input. The input connector is a 3.5 mm stereo jack. These inputs connect to AIC_LINE2L and AIC_LINE2R of the TLV320AIC3204. The signals on the mating plug are shown in the figure below.



2.2.10 J10, Daughter Card Interface

The TMS320C5515 EVM has 3 daughter card interfaces, J10, J13, and J14. The Medical Development Kit (MDK) daughter cards from Texas Instruments use these interfaces. For more information about these cards refer to the following web sites:

<http://focus.ti.com/docs/toolsw/folders/print/tmdxmdkek1258.html>

<http://focus.ti.com/docs/toolsw/folders/print/tmdxmdkds3254.html>

<http://focus.ti.com/docs/toolsw/folders/print/tmdxmdkpo8328.html>

Connector J10 is a 2 x 5 double row male header (.1 in. centers) used to interface to plug on daughter cards. The signals on this connector are shown in the table below.

Table 6: J10, Daughter Card Interface

Pin #	Signal Name	Pin #	Signal Name
2	NC	1	NC
4	NC	3	NC
6	NC	5	GND
8	NC	7	V1.8
10	V5	9	V3.3

2.2.11 J11, USB Type B Connector


The J11 connector is a USB Type B connector. This connector interfaces directly to the C5515 processor. The signals on this connector are shown in the table below.

Table 7: J11, USB Type B Connector

Pin #	USB Signal	C5515 Signal, Pin
1	VBUS	USB VBUS, J12
2	D-	USB_DM, J14
3	D+	USB_DP, H14
4	GND	
5	GND	
5	GND	

2.2.12 J12, Stereo In 2 Connector

The J12 connector in is a stereo input. The input connector is a 3.5 mm stereo jack. These inputs connect to AIC_LINE3L and AIC_LINE3R of the TLV320AIC3204. The signals on the mating plug are shown in the figure below.



2.2.13 J13, Daughter Card Interface

Connector J13 is a 2 x 11 double row male header (.1 in. centers) used to interface to plug on daughter cards. The signals on this connector are shown in the table below.

Table 8: J13, Daughter Card Interface

Pin #	Signal Name	Pin #	Signal Name
1	ADS_GPIO4	2	GPIO11
3	SPI_CLK	4	GND
5	GPIO6 / I2S1_CLK	6	ADS_GPIO10
7	SPI_CS0	8	ADS_GPIO1
9	GPIO7 / I2S1_FS	10	GND
11	SPI_DX	12	ADS_GPIO0
13	SPI_RX	14	GPIO9 / I2S1_RX
15	INT1	16	I2C_SCL
17	XF	18	GND
19	GPIO8 / I2S1_DX	20	I2C_SDA
21	ADS_GPIO3	22	ADS_GPIO2

2.2.14 J14, Daughter Card Interface

Connector J14 is a 2 x 10 double row male header (.1 in. centers) used to interface to plug on daughter cards. The signals on this connector are shown in the table below.

Table 9: J14, Daughter Card Interface

Pin #	Signal Name	Pin #	Signal Name
2	GPAIN0	1	No connect
4	GPAIN1	3	No connect
6	GPAIN2	5	No connect
8	GPAIN3	7	No connect
10	NC	9	GND
12	NC	11	GND
14	NC	13	GND
16	NC	15	NC
18	NC	17	GND
20	NC	19	GND

2.2.15 J15, MMC/SD Connector


Connector J15 is used to provide a MMC/SD interface to the C5515 processor. The signals on this connector are shown in the table below.

Table 10: J15, MMC/SD Connector

Pin #	Signal Name
1	MMC0_DATA3
2	MMC0_CMD
3	GND
4	VDD_IO1
5	MMC0_CLK
6	GND
7	MMC0_DATA0
8	MMC0_DATA1
9	MMC0_DATA2
10	WP
11	COM / GND
12	CARD_DETECT
13	No Connect
14	No Connect
15	No Connect
16	No Connect
17	No Connect
18	No Connect

2.2.16 J16, +5 Volt In Connector

Power (+5 volts) is brought onto the TMS320C5515 EVM via the J16 connector. The connector has an outside diameter of 5.5 mm. and an inside diameter of 2.5 mm. The diagram of J7 is shown below.



2.2.17 J18, Battery Holder

Connector J18 is a battery holder on the bottom side of the board. This battery holder will accommodate two (2) "AA" size batteries. The ground and positive voltage from the battery go to the voltage regulator U26, TPS61030-ADJ. Jumper JP39 is used to select the voltage input source (power jack or the battery holder).

2.2.18 J19, Display Interface

Connector J19 provides an interface to a display module. This connector is located on the bottom side of the board. The signals on this connector are shown in the table below.

Table 11: J19, Display Interface

Pin #	Signal Name	Pin #	Signal Name
1	GND	16	LCD_nWE / R/Wn
2	V13	17	GND / BS0
3	VCOMH	18	VDD_IO1 / BS1
4	VDD_IO1 / VDDIO	19	LCD_BIAS_OE / CEn
5	VSL	20	LCD_ALE / D/Cn
6	NC	21	nRESET / RESETn
7	LCD_DATA7 / D7	22	IREF
8	LCD_DATA6 / D6	23	GPIO1
9	LCD_DATA5 / D5	24	GPIO0
10	LCD_DATA4 / D4	25	NC-25
11	LCD_DATA3 / D3	26	VDD
12	LCD_DATA2 / D2	27	VDD_IO1 / VCI
13	LCD_DATA1 / D1	28	GND / VSS
14	LCD_DATA0 / D0	29	NC-29
15	LCD_RE / E/RDn	30	GND / NC-30

2.2.19 M1, Left Microphone

The M1 microphone (left channel) connects to the AIC_MIC1L input of the TLV320AIC3204.

2.2.20 M2, Right Microphone

The M2 microphone (right channel) connects to the AIC_MIC1R input of the TLV320AIC3204.

2.2.21 Blue Tooth Board Interface Connectors

Connectors P1 and P2 make up the Blue Tooth Board Interface. Both connectors are 2 x 10 double row headers and are specifically spaced to interface directly to Texas Instruments Blue Tooth modules.

2.2.21.1 P1, Blue Tooth Board Interface Connector

Connector P1 is a 2 x 10 double row used to interface to plug on daughter cards. The signals on this connector are shown in the table below.

Table 12: P1, Blue Tooth Board Interface

Pin #	Signal Name	Pin #	Signal Name
1	GND	2	MMC1_DATA0
3	UART_RTS	4	MMC1_DATA1
5	RTC_CLKOUT	6	MMC1_DATA2
7	UART_RX	8	MMC1_DATA3
9	UART_TX	10	GPIO4
11	I2C_SDA	12	GPIO5
13	I2C_SCL	14	SPI_ALT_CS1
15	MMC1_CLK	16	SPI_ALT_CLK
17	MMC1_CMD	18	SPI_ALT_DX
19	GND	20	SPI_ALT_RX

2.2.21.2 P2, Blue Tooth Board Interface Connector

Connector P2 is a 2 x 10 double row used to interface to plug on daughter cards. The signals on this connector are shown in the table below.

Table 13: P2, Blue Tooth Board Interface

Pin #	Signal Name	Pin #	Signal Name
1	NC	2	GND
3	NC	4	NC
5	NC	6	NC
7	V3.3	8	I2S1_DX_CC
9	V3.3	10	I2S1_RX_CC
11	I2S1_FS_CC	12	NC
13	GPIO12	14	NC
15	GPIO14_CC	16	NC
17	I2S1_CLK_CC	18	UART_CTS
19	GPIO14_CC	20	GPIO13

2.3 System LEDs

TheTMS320C5515 EVM has three light emitting diodes (LEDs). These LEDs indicate various conditions on the EVM. These function of each LED is shown in the table below.

Table 14: System LEDs

Reference Designator	Color	Function	Schematic Page
D2	Green	Connected to the XF bit on the C5515 processor	2
D8	Red	Indicates +5 volts is applied at the J7 connector	13
DS1	Green	Emulator busy	N/A

2.4 C5515 EVM Switches

The C5515 EVM has 14 switches. A list of the switches is shown in the table below:

Table 15: TMS320C5515 EVM Switches

Switch	Silkscreen Nomenclature/ Function	Schematic Page	Board Side
SW1	RESET	14	Top
SW2	WAKEUP	2	Top
SW4	2 Position DIP	14	Top
SW5	Power On/Off	13	Top
SW6	MENU	18	Top
SW7	UP	18	Top
SW8	MODE	18	Top
SW9	SHIFT	18	Top
SW10	REWIND (RWD)	18	Top
SW11	PLAY	18	Top
SW12	FORWARD (FWD)	18	Top
SW13	STOP	18	Top
SW14	DOWN (DN)	18	Top
SW15	REC	18	Top

2.4.1 SW1, RESET Switch

This switch asserts the nRESET signal to all major components on the C5515 EVM board.

2.4.2 SW2, WAKEUP Switch

“Wakeup” is an active high external input signal used to wake up the core from the power off state. It can be configured as an active low open drain output signal. A pull up / pull-down jumper (JP5) is provided to accommodate both active high and active low states.

2.4.3 SW4, LDO Option DIP Switches

SW4 is a 4 position DIP used to select LDO options. The table below shows the functions of the 4 positions. When switch is in the “ON” position a logic “0” is applied to the signal. When the switch is in the “OFF” position a logic “1” is applied to the signal.




Table 16: LDO Option DIP Switches

Switch Position	Signal State	Signal	Function	Default Setting
1 - ON *	Low	V_CORE_SEL = 1.3V	For proper device operation, this switch must be in the ON position	ON/Low
1 - OFF	High	V_CORE_SEL = 1.05V		
2 - ON *	Low	VDD_IO1_SEL = 3.3V	For proper device operation, this switch must be in the ON position	ON/Low
2 - OFF	High	VDD_IO1_SEL = 1.8V		

* default position

2.4.4 SW5, Power On/Off Switch

The On/Off switch provides +5 volts to the logic on the board. In the “OFF” position this switch interrupts the power from the power supply as well as the battery holder.

2.4.5 SW6 - SW15, Function Switches


Switches SW6-SW15 are push button momentary switches which are read by the processor. These switches can take on any function defined by user software. The silk screen nomenclature is provided for user convenience and are shown in the table below.

Table 17: Function Switches

Switch #	Silk Screen Name
SW6	MENU
SW7	UP
SW8	MODE
SW9	SHIFT
SW10	REWIND (RWD)
SW11	PLAY
SW12	FORWARD (FWD)
SW13	STOP
SW14	DOWN (DN)
SW15	REC

2.5 Jumpers

The C5515 EVM has twenty-nine (29) jumpers locations. These jumpers can be divided into 3 classes; factory installed options, user options, and power domain probe points. The following sections describe the jumpers in these classes. The position of these jumpers on the top side of the EVM board are shown in the figures below.



2.5.1 C5515 EVM Option Jumpers

The C5515 EVM's option jumpers fall into two categories; user selectable, and factory installed. The table below shows lists the user option jumpers and their function.

Table 18: C5515 EVM User Option Jumpers

Jumper #/ Schematic Page	Nomenclature	# of Positions	Setting	Function
JP2 / 12	nRESET Select	3	1 - 2 *	Use RESET from TPS65023
			2 - 3	Use RESET from SW1
JP3 / 17	UART_EN	2	Shorted *	UART transceiver enabled
			Open	UART transceiver disabled
JP5 / 2	WK_PU_PD_SEL	3	1 - 2	WAKEUP pin uses pull up
			2 - 3 *	WAKEUP pin uses pull down
JP6 / 10	LDO_EN	2	Shorted *	Enable internal DSP LDO
			Open	Disable internal DSP LDO
JP9 / 3	CLK_SEL	2	Shorted	CLK_SEL tied to VDD_IO1
			Open *	CLK_SEL tied to GND
JP12 / 10	MIC_BIAS	3	1 - 2	Use 3.3V
			2 - 3 *	Use AIC output
JP39 / 13	VIN Select	3	1 - 2	Power is from battery
			2 - 3 *	Power is from external 5v supply

* Factory default

The factory installed jumpers are pre-configured with a zero (0) ohm resistor at the factory and are **not** meant to be changed by users. These jumpers are not populated with a jumper header. The table below lists the factory installed option jumpers and their function.

Table 19: C5515 EVM Factory Installed Power Domain Configuration

Jumper #/ Schematic Page	Nomenclature	# of Positions	Setting	Function
JP1 / 11	CPU VDDC Select	3	1 - 2 * ⁺	Internal DSP-LDO used
			2 - 3	DSP will use external 1.3 volt
JP4 / 3	RTC	3	1 - 2 *	CVDDRTC tied to V1.3
			2 - 3	Do Not Use
JP11 / 10	LDO Select	3	1 - 2 *	LDO_IN tied to V1.8
			2 - 3	LDO_IN tied to V3.3
JP15 / 11	USB_VDD_IN Select	3	1 - 2 * ^z	DSP will use internal USB LDO
			2 - 3	DSP will use external 1.3V
JP16 / 10	VDDA_ANA Select	3	1 - 2 *	Internal Analog-LDO used
			2 - 3	DSP will use external 1.3V
JP18 / 10	VDDA_PLL Select	3	1 - 2 *	Internal Analog-LDO used
			2 - 3	DSP will use external 1.3V

* Default

+ JP6 must be installed

Z USB LDO must be enabled in software


2.5.1.1 JP2, nRESET Source Select

Jumper JP2 is a three position jumper that allows the user to select the source of the nRESET signal to the C5515 processor. This jumper is pre-configured at the factory with a jumper in the 2-3 position (*). The table below shows the positions and their function.

Table 20: JP2, nRESET Source Select

Jumper Position	Function
1-2 *	PWR_RSTn is the source of the nRESET signal to the C5515 Processor
2-3	SW1 is the source of the nRESET signal to the C5515 Processor

Shown below is a top view of the JP2.




2.5.1.2 JP3, UART_EN Select

Jumper JP3 is a two position populated jumper that enables/disables the UART driver on the EVM. This jumper is pre-configured at the factory with a jumper in place (*). The table below shows the positions and their function.

Table 21: JP3, UART Enable Jumper

Jumper Position	Function
Open	$\overline{\text{EN_L}}$ pulled to GND thereby disabling the MAX3222 line driver
Shorted *	$\overline{\text{EN_L}}$ pulled to +3.3 thereby enabling the MAX3222 line driver

Shown below is a top view of the JP3.



2.5.1.3 JP5, WAKEUP Source Select

Jumper JP5 is a three position jumper that allows the user to select the a pull up or pull down WAKEUP signal to the C5515 processor (U13-E8). This jumper is pre-configured at the factory with a jumper in the 2-3 position (*). The 1-2 position allows the switch, SW2, to wake up the processor. The table below shows the positions and their function.

Table 22: JP5, WAKEUP Source Select

Jumper Position	Function
1-2	Depressing switch SW2 wakes up the C5515 Processor (uses pull up)
2-3 *	WAKEUP pin uses Pull Down

Shown below is a top view of the JP5.




Figure 2-17, Top View of the Jumper JP5

2.5.1.4 JP6, LDO_EN Source Select

Jumper JP6 is a two position jumper located on the top side of the circuit board that selects the level of the LDO_EN signal. When the jumper is shorted, LDO_EN is pulled to GND enabling on-chip LDO's. If the jumper is open, LDO_EN is pulled high disabling on-chip LDO's. This jumper **must** be installed. The table below shows the positions and their function.

Table 23: JP6, LDO_EN Select

Jumper Position	Function
Open	LDO_EN, is pulled high, LDO's enabled
Shorted *	LDO_EN is low, the internal LDO is enabled

* Default

Shown below is a top view of the JP6.




Figure 2-18, Top View of the Jumper JP6

2.5.1.5 JP9, CLK_SEL Source Select


Jumper JP9 is a two position jumper that determines if the DSP uses an external or internal oscillator. The shorted state allows an external oscillator to be used when an oscillator is populated in the 8 pin OSC1 socket. An open jumper means the DSP will use an internal oscillator. The jumper is pre-configured at the factory in the open state. The table below shows the positions and their function.

Table 24: JP9, CLK_SEL Select

Jumper Position	Function
Open *	Use internal oscillator for DSP clock
Shorted	Use external oscillator for DSP clock

* Default

Shown below is a top view of the JP9.



2.5.1.6 JP12, MIC_BIAS Source Select


Jumper JP12 is a three position populated jumper that selects the source of the microphone bias used for AIC MIC1L and AIC MIC1R on the TLV320AIC3204. The table below shows the positions and their function.

Table 25: JP12, Microphone Bias Select

Jumper Position	Function
1-2	When R209 is installed bias is 3.3 volts
2-3 *	Bias from TLV320AIC3204 MICBIAS pin

* Default

Shown below is a top view of the JP12.



2.5.1.7 JP39, VIN Source Select


Jumper JP39 is a three position populated jumper located on the top side of the circuit board that selects the source of the incoming +5 volts. The table below shows the positions and their function.

Table 26: JP39, VIN Source Select

Jumper Position	Function
1 - 2	Battery is selected as source for +5 volts input
2 - 3 *	External power supply is selected as source for +5 volts input, J16

* default

Shown below is a top view of the JP39 with silkscreen markings.




2.5.2 C5515 EVM Power Domain Probe Points

The C5515 EVM has pre-designed probe points in the circuitry which could be used to observe power domains. Several of the power domains have INA219 power monitors and these domains have a 1 ohm resistor shunted on the EVM. The probe points with power monitors are shown in the table below.

Table 27: C5515 EVM Power Probe Points With Power Monitors

Jumper #/ Schematic Page	Signal	# of Positions	1 Ohm Shunt Resistor Installed at factory
JP8 / 11	TPS65023_VCC_1V8	2	Monitor
JP17 / 11	C5515 VDD_IO1	2	Monitor
JP20 / 15	V1.8	2	Monitor
JP22 / 13	VIN_EVM	2	Monitor
JP23 / 15	VDD_IO2	2	Monitor - 0
JP25 / 15	V3.3	2	Monitor
JP37 / 11	VDDC	2	Monitor
JP38 / 11	USB_VDD_IN	2	Monitor

Shown below is a diagram of a typical Power Domain Probe Point with a one (1) ohm resistor.




The remaining pre-configured power probe points are shunted with zero (0) ohm resistors as shown below.

Table 28: C5515 EVM Power Probe Points With 0 Ohm Resistors

Jumper #/ Schematic Page	Signal	# of Positions	0 Ohm Shunt Resistor Installed at factory
JP7 / 19	AIC HPVDD	2	Yes
JP13 / 2	C5515 VDDIO4	2	Yes
JP14 / 19	AIC IOVDD	2	Yes
JP19 / 10	USB_VDDA3P3	2	Yes
JP21 / 15	V1.3	2	Yes
JP24 / 15	VDD_IO1	2	Yes
JP26 / 15	CPU_VCC_CORE	2	Yes
JP40 / 19	AIC AVDD	2	Yes

Shown below is a diagram of a typical Power Domain Probe Point with a zero (0) ohm resistor.



2.6 Test Points

The C5515 EVM has forty-one (41) test points. The position of these test points on the top side of the C5515 EVM are shown in the figures below.





Figure 2-24, TMS320C5515 EVM Test Points (Top)

Figure below shows the location of test points on the bottom side of the C5515 EVM.



The table below shows the signals present on each user test point.

Table 29: C5515 EVM User Test Points

Test Point #	Signal	Schematic Page #
TP1	GND	11
TP2	nRESET	12
TP3	WAKUP	2
TP4	XF	2
TP5	AIC_GPIO	19
TP6	INT1	2
TP7	INT0	2
TP8	RTC_CLKOUT	2
TP9	CLKOUT	3
TP12	GND	15
TP13	USB_3.3V	27
TP14	GPIO5	18
TP15	GND	19
TP16	VBUS	3
TP17	TPS65023_VCC_3V3	15
TP18	V_PWR_MON	15
TP19	MMC0.WP	16
TP20	INTn	14
TP21	LOWBATn	14
TP22	MMC0.INS	16
TP23	VPWR_IN	13
TP24	GND	17
TP25	PWRFAILn	14
TP26	PWRFAIL_SNS	14
TP27	LOWBAT_SNS	14
TP28	VBATOUT	13
TP29	GND	18
TP30	GND	13
TP31	+5V Input	13
TP32	Battery +	13
TP33	Battery -	13
TP34	GND	3

The table below shows the signals present on each test point used exclusively by the factory.

Table 30: C5515 EVM Factory Test Points

Test Point #	Signal	Schematic Page #
TP10	USB_1.6V	27
TP11	USB_3.3V	27
TP35	GPIO_1	24
TP36	GPIO_0	24
TP37	CLKOUT	23
TP38	ODEMU1n	24
TP39	ODEMU0n	24
TP40	TCKR	24
TP41	USB_2.5V	27

Appendix A

Schematics

This appendix contains the schematics for the TMS320C5515 EVM. Board components with designators over 200 (e.g. DS210, R211) are part of Spectrum Digital's embedded JTAG emulator and are not included in these schematics.

1		2	3	4	5
REV		DESCRIPTION			
A	10/15/2009	Initial schematic for layout			
B	12/15/2009	Update tps65023 Enable Logic			
		DATE	APPROVED		

NOTES, UNLESS OTHERWISE SPECIFIED:

- RESISTANCE VALUES IN OHMS.
- CAPACITANCE VALUES IN MICROFARADS.
- REFERENCE DESIGNATORS USED:
- ALL 0.1 uF AND 0.01uF CAPACITORS ARE DECOUPLING CAPS UNLESS OTHERWISE NOTED. THEY ARE SHOWN ON THE PAGE WITH THE INTEGRATED CIRCUITS THEY SHOULD BE PLACED NEAR.

REV	DATE	DESCRIPTION	APP	DESIGNED BY	DATE	APP	DESIGNED BY	DATE
A								
B								
C								
D								
E								
F								
G								
H								
I								
J								

Schematic Contents

- 01 - TITLE PAGE
- 02 - TMS320C5515 GPIO / MMC / SPI / I2C
- 03 - TMS320C5515 CLOCKS / JTAG / USB
- 04 - EMULATION - JTAG
- 05 - CC Board Interface
- 06 - TMS320C5515 EMIF
- 07 - Mobile DRAM Interface
- 08 - NAND Flash Interface
- 09 - NOR Flash Interface
- 10 - TMS320C5515 Power
- 11 - CPU Decoupling Caps
- 12 - RESET
- 13 - Power Input
- 14 - TPS65023 Power Management
- 15 - POWER Router
- 16- MMC / SD
- 17 - UART / EEPROMS
- 18 - SAR Resistor Network
- 19 - CODEC
- 20 - COLOR LCD INTERFACE

REV	DATE	DESCRIPTION	APP	DESIGNED BY	DATE	APP	DESIGNED BY	DATE
A								
B								
C								
D								
E								
F								
G								
H								
I								
J								

REV	DATE	DESCRIPTION	APP	DESIGNED BY	DATE	APP	DESIGNED BY	DATE
A								
B								
C								
D								
E								
F								
G								
H								
I								
J								


REV	DATE	DESCRIPTION	APP	DESIGNED BY	DATE	APP	DESIGNED BY	DATE
A								
B								
C								
D								
E								
F								
G								
H								
I								
J								

REV	DATE	DESCRIPTION	APP	DESIGNED BY	DATE	APP	DESIGNED BY	DATE
A								
B								
C								
D								
E								
F								
G								
H								
I								
J								


REV		DATE		APPROVED	
A	10/15/2009	Initial schematic for layout			
B	12/15/2009	Update tps65023 Enable Logic			

REV		DATE		APPROVED	
A	10/15/2009	Initial schematic for layout			
B	12/15/2009	Update tps65023 Enable Logic			


REV		DATE		APPROVED	
A	10/15/2009	Initial schematic for layout			
B	12/15/2009	Update tps65023 Enable Logic			




SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Comments:	CLOCK, IFAG, USB
Size:	DWG NO. 512702-0001
Date:	Wednesday, February 03, 2010
Revision:	Sheet 3 of 20




NOTE: DIMENSIONS AND LOCATIONS OF THESE CONNECTORS MUST MEET SPECIFICATION FOR INTERFACE MODULES




SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Comments:	CC BOARD INTERFACE
Size/B	DWG NO 512702-0001
Date:	Monday, February 01, 2010
Revision:	Rev. A
Sheet	5 of 20



SPECTRUM DIGITAL INCORPORATED	
File: TMS320C5615 EVALUATION MODULE	
Page Contents: TMS320C5615 EMF	
Size: B	Revision: A
Date: Monday, February 01, 2010	Sheet 6 of 20




SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Contents:	MOBILE SDRAM
Size B:	DWG NO. 512702-0001
Date:	Monday, February 01, 2010
Revision:	A
Sheet:	7 of 20




USB

NC1	NC1
NC2	NC2
NC3	NC3
NC4	NC4
NC5	NC5
NC6	NC6
NC7	NC7
NC8	NC8
NC9	NC9
NC10	NC10
NC11	NC11
NC12	NC12
NC13	NC13
NC14	NC14
NC15	NC15
NC16	NC16
NC17	NC17
NC18	NC18
NC19	NC19
NC20	NC20
NC21	NC21
NC22	NC22
NC23	NC23
NC24	NC24
NC25	NC25
NC26	NC26
NC27	NC27
NC28	NC28
NC29	NC29
NC30	NC30
NC31	NC31
NC32	NC32
NC33	NC33
NC34	NC34
NC35	NC35
NC36	NC36
NC37	NC37
NC38	NC38
NC39	NC39
NC40	NC40
NC41	NC41
NC42	NC42
NC43	NC43
NC44	NC44
NC45	NC45
NC46	NC46
NC47	NC47
NC48	NC48
NC49	NC49
NC50	NC50
NC51	NC51
NC52	NC52
NC53	NC53
NC54	NC54
NC55	NC55
NC56	NC56
NC57	NC57
NC58	NC58
NC59	NC59
NC60	NC60
NC61	NC61
NC62	NC62
NC63	NC63
NC64	NC64
NC65	NC65
NC66	NC66
NC67	NC67
NC68	NC68
NC69	NC69
NC70	NC70
NC71	NC71
NC72	NC72
NC73	NC73
NC74	NC74
NC75	NC75
NC76	NC76
NC77	NC77
NC78	NC78
NC79	NC79
NC80	NC80
NC81	NC81
NC82	NC82
NC83	NC83
NC84	NC84
NC85	NC85
NC86	NC86
NC87	NC87
NC88	NC88
NC89	NC89
NC90	NC90
NC91	NC91
NC92	NC92
NC93	NC93
NC94	NC94
NC95	NC95
NC96	NC96
NC97	NC97
NC98	NC98
NC99	NC99
NC100	NC100
NC101	NC101
NC102	NC102
NC103	NC103
NC104	NC104
NC105	NC105
NC106	NC106
NC107	NC107
NC108	NC108
NC109	NC109
NC110	NC110
NC111	NC111
NC112	NC112
NC113	NC113
NC114	NC114
NC115	NC115
NC116	NC116
NC117	NC117
NC118	NC118
NC119	NC119
NC120	NC120
NC121	NC121
NC122	NC122
NC123	NC123
NC124	NC124
NC125	NC125
NC126	NC126
NC127	NC127
NC128	NC128
NC129	NC129
NC130	NC130
NC131	NC131
NC132	NC132
NC133	NC133
NC134	NC134
NC135	NC135
NC136	NC136
NC137	NC137
NC138	NC138
NC139	NC139
NC140	NC140
NC141	NC141
NC142	NC142
NC143	NC143
NC144	NC144
NC145	NC145
NC146	NC146
NC147	NC147
NC148	NC148
NC149	NC149
NC150	NC150
NC151	NC151
NC152	NC152
NC153	NC153
NC154	NC154
NC155	NC155
NC156	NC156
NC157	NC157
NC158	NC158
NC159	NC159
NC160	NC160
NC161	NC161
NC162	NC162
NC163	NC163
NC164	NC164
NC165	NC165
NC166	NC166
NC167	NC167
NC168	NC168
NC169	NC169
NC170	NC170
NC171	NC171
NC172	NC172
NC173	NC173
NC174	NC174
NC175	NC175
NC176	NC176
NC177	NC177
NC178	NC178
NC179	NC179
NC180	NC180
NC181	NC181
NC182	NC182
NC183	NC183
NC184	NC184
NC185	NC185
NC186	NC186
NC187	NC187
NC188	NC188
NC189	NC189
NC190	NC190
NC191	NC191
NC192	NC192
NC193	NC193
NC194	NC194
NC195	NC195
NC196	NC196
NC197	NC197
NC198	NC198
NC199	NC199
NC200	NC200

SPECTRUM DIGITAL INCORPORATED	
File:	TMS320C5515 EVALUATION MODULE
Page Contents:	NAND FLASH
Size:	DWG NO 512702-0001
Date:	Monday, February 01, 2010
Sheet:	8 of 20
Revision:	A




SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Contents:	NOR FLASH
Size B:	DWG NO 512702-0001
Date:	Monday, February 01, 2010
Revision:	A
Sheet 9	of 20




SPECTRUM DIGITAL INCORPORATED			
Title:	TMS320C5615 EVALUATION MODULE		
Page Contents:	TMS320C5615 POWER		
Size B:	DWG NO	512702-0001	Revision: A
Date:	Monday, February 01, 2010		
	Sheet	10 of	20


DSP_LDO12: If the LDO12 is not used, the DSP_LDO12 pin should be connected to VDDA_PLL. If the LDO12 is used, the DSP_LDO12 pin should be connected to the LDO12 output.




SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Contents:	CPU DECOUPLING CAPS
Size:	DWG NO 512702-0001
Revision:	Rev. A
Date:	Monday, February 01, 2010
Sheet	11 of 20





SPECTRUM DIGITAL INCORPORATED			
Title: TMS320C5515 EVALUATION MODULE			
Page Contents: RESET			
Sheet: B	DWG NO: 512702-0001	Revision: B	
Date: Monday, February 01, 2010	Sheet: 12 of 20		






SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Contents:	POWER MANAGEMENT
Size:	DWG NO 512702-0001
Date:	Monday, February 01, 2010
Revision:	B
Sheet:	14 of 20







SPECTRUM DIGITAL INCORPORATED	
File:	TMS320C5515 EVALUATION MODULE
Page Contents:	MMC380 SOCKETS
Size:	B
DWG NO:	512702-0001
Date:	Monday, February 01, 2010
Revision:	A
Sheet:	16 of 20




SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Comments:	RS232(UART)/EEPROM
Size:	DWG NO 512702-0001
Date:	Monday, February 01, 2010
Revision:	Rev: 1
Sheet:	17 of 20



SPECTRUM DIGITAL INCORPORATED	
Title:	TMS320C5515 EVALUATION MODULE
Page Contents:	SAR RESISTOR NETWORK
Size B	DWG NO 512702-0001
Date:	Monday, February 01, 2010
Sheet	18 of 20
Revision:	A



SPECTRUM DIGITAL INCORPORATED			
Title:	TMS320C5515 EVALUATION MODULE		
Page Contents:	CODEC		
Size B	DWG NO	512702-0001	Revision: A
Date:	Monday, February 01, 2010 Sheet 19 of 20		



Appendix B

Mechanical Information

This appendix contains the mechanical information about the TMS320C5515 EVM produced by Spectrum Digital.

